IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

FRANCESCO PESSOLANO

NL 020312US

Confirmation No. 4656

Serial No. 10/511,514

Group Art Unit: 2193

Filed: OCTOBER 14, 2004

Examiner: MITCHELL, J.D.

Title: AUTOMATIC TASK DISTRIBUTION IN SCALABLE PROCESSORS

PROPOSED EXAMINER'S AMENDMENT

Hi Examiner Mitchell:

I received your fax and incorporated your proposals in the attached, which include further changes for your review. As discussed, I expect to hear from my client this afternoon and will get back to you with any further changes and/or approval.

Meanwhile please let me know whether other changes should be made to the following proposed amendment. Thank you.

IN THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

<u>Listing of Claims</u>:

1.(Currently Amended) A method for processing an information based on a sequence of instructions in an apparatus for data processing comprising a processor, said method comprising the acts of:

detecting a repeated sub-sequence in said sequence of instructions by the apparatus for data processing;

detecting determining a number of external processing units connected to ports of the apparatus, the external processing units being external to the apparatus;

providing an index information indicating the a repetition frequency rate of said repeated sub-sequence, wherein said index information comprises an integer number set in proportion with a ranking of said the repetition rate of said repeated sub-sequence compared to the repetition rate of other detected repeated sub-sequences; and

determining an allocation between the external processing units and said repeated sub-sequence based on said index information;

wherein said allocation is determined by comparing said integer number with the number of the external processing units, and wherein all repeated sub-sequences for which said integer number is smaller than said number of the external processing units are allocated to a selected processing unit.

2.(Previously Presented) The method of claim 1, including generating an instruction containing said index information, and adding said instruction to said sequence of instructions.

Claim 3 (Canceled)

- 4.(Canceled) The method of claim 1, wherein said allocation is determined by comparing said integer number with the number of the external processing units.
- 5. (Canceled) The method of claim 4, wherein all repeated subsequences for which said integer number is smaller than said number
 of the external processing units are allocated to a selected
 processing resource.
- 6. (Previously Presented) The method of claim 1, wherein said index information comprises an information indicating the number of instructions in said repeated sub-sequence.
- 7. (Previously Presented) The method of claim 1, including generating an instruction for deleting said repeated sub-sequence, if said repeated sub-sequence is no longer detected for a predetermined time period, and resetting a processing unit to which

PATENT
Serial No. 10/511,514
Reply to Examiner Call on March 8, 2010

said deleted repeated sub-sequence was allocated.

- 8. (Previously Presented) The method of claim 1, including generating an instruction for specifying processing registers used by said repeated sub-sequence, and using said instruction for locking said specified processing registers.
- 9. (Previously Presented) The method of claim 2, including activating an external processing unit of the external processing units when said instruction containing said index information indicates that the corresponding repeated sub-sequence has already been allocated to said external processing unit.
- 10.(Previously Presented) The method of claim 9, wherein said activating comprises programming said external processing unit according to said corresponding repeated sub-sequence, or uploading said corresponding repeated sub-sequence to a memory of said external processing unit.
- 11. (Previously Presented) The method of claim 1, including signalling presence of the external processing units to a central processing unit, and counting the number of available external processing units based on said signalling.

12.(Currently Amended) An apparatus for processing an information based on a sequence of instructions, said apparatus comprising a processor configured to:

detect a repeated sub-sequence in said sequence of instructions, and for providing an index information indicating the a repetition frequency rate of said repeated sub-sequence, wherein said index information comprises an integer number set in proportion with a ranking of said the repetition rate of said repeated sub-sequence compared to the repetition rate of other detected repeated sub-sequences;

determine a number of external processing units connected to ports of the apparatus, the external processing units being external to the apparatus; and

allocate said repeated sub-sequence to a processing resource unit based on said index information by comparing said integer number with the number of the external processing units;

wherein all repeated sub-sequences for which said integer number is smaller than the number of the external processing units are allocated to a selected processing unit.

13.(Canceled) The apparatus of claim 12, further comprising ports for connecting the external processing units to which said repeated sub sequence can be allocated.

- 14.(Currently Amended) The apparatus of claim 13 claim 12, further comprising a memory table for storing an allocation information indicating an allocation between said at least one external processing unit units and corresponding repeated subsequences.
- 15.(Currently Amended) The apparatus of claim 13 claim 12, wherein said apparatus is a digital signal processor and said at least one external processing units are processor cores and/or configurable logic blocks.
- 16.(Canceled) The apparatus of claim 13, wherein the processor is further configured to determine the number of said at least one external processing units connected to said ports.
- 17.(Canceled) The apparatus of claim 13, wherein the processor is further configured to map said repeated sub sequence to an available one of said at least one external processing unit based on said index information.
- 18.(Currently Amended) A compiler stored on a computer readable medium, the compiler for providing an output sequence of instructions to be used for processing an information in an apparatus for data processing, said compiler being arranged to:

detect a repeated sub-sequence in said output sequence of instructions—and to ;

provide an index information indicating the a repetition frequency rate of said repeated sub-sequence, wherein said index information comprises an integer number set in proportion with a ranking of said the repetition rate of said repeated sub-sequence compared to the repetition rate of other detected repeated sub-sequences;

determine a number of external processing units connected to ports of the apparatus, the external processing units being external to the apparatus; and

allocate said repeated sub-sequence to a processing unit based on said index information by comparing said integer number with the number of the external processing units;

wherein all repeated sub-sequences for which said integer
number is smaller than the number of the external processing units
are allocated to a selected processing unit.

19.(Currently Amended) A compiler stored on a computer readable medium, the compiler for providing an output sequence of instructions to be used for processing an information in an apparatus for data processing, said compiler being arranged to:

detect a repeated sub-sequence in said output sequence of instructions and to provide an index information indicating $\frac{1}{1}$

repetition frequency of said repeated sub sequence, wherein said compiler is arranged to sub-sequence;

determine a number of external processing units connected to ports of the apparatus, the external processing units being external to the apparatus;

allocate said repeated sub-sequence to a processing unit based on said index information by comparing said integer number with the number of the external processing units;

wherein all repeated sub-sequences for which said integer

number is smaller than the number of the external processing units

are allocated to a selected processing unit; and

add to said repeated sub-sequence an additional instruction specifying said index information.

- 20. (Previously Presented) The compiler of claim 19, wherein said additional instruction is added so as to precede said repeated sub-sequence.
- 21.(Currently Amended) A compiler stored on a computer readable medium, the compiler for providing an output sequence of instructions to be used for processing an information in an apparatus for data processing, said compiler being arranged to:

detect a repeated sub-sequence in said output sequence of instructions—and to;

provide an index information indicating the a repetition frequency of said repeated sub-sequence, wherein said compiler is arranged to index information comprises an integer number set in proportion with a ranking of the repetition rate of said repeated sub-sequence compared to the repetition rate of other detected repeated sub-sequences;

determine a number of external processing units connected to ports of the apparatus, the external processing units being external to the apparatus;

allocate said repeated sub-sequence to a processing unit based on said index information by comparing said integer number with the number of the external processing units;

wherein all repeated sub-sequences for which said integer

number is smaller than the number of the external processing units

are allocated to a selected processing unit; and

add to said output sequence an instruction for indicating that said repeated sub-sequence is not used anymore.

- 22.(Previously Presented) The compiler of claim 18, wherein said compiler is arranged to add to said output sequence an instruction for allocating at least one processing register until said repeated sub-sequence is finished.
 - 23. (Previously Presented) The compiler of claim 18, wherein

PATENT Serial No. 10/511,514

Reply to Examiner Call on March 8, 2010

said compiler is arranged to determine the ranking of repeated subsequences based on their repetition rate.

24.(Previously Presented) The compiler of claim 19, wherein said compiler is arranged to allocate said repeated sub-sequence to a separate processing unit.

25.(Previously Presented) The compiler of claim 19, wherein said compiler is arranged to add an additional instruction to said repeated sub-sequence for use in processing notification at execution t

Respectfully submitted,

Dicran Halajian, Reg. 39,703 Attorney for Applicant(s) March 8, 2010

THORNE & HALAJIAN, LLP
Applied Technology Center
111 West Main Street
Bay Shore, NY 11706
Tel: (631) 665-5139
Fax: (631) 665-5101